CLAIMS

- 1. A process for synchronizing a clock signal to a data stream, comprising the steps of: generating a reference signal;
 - generating a digital value equal to a number of cycles of the reference signal in a time duration covering a predetermined number of bit periods in a packet in the data stream:
 - generating a clock signal synchronized with the data stream by calculating a number of cycles of the reference signal in a bit period of the data stream from the digital value and the predetermined number.
- The process of claim 1, the step of generating a reference signal including generating an oscillation signal using a resistor-capacitor oscillator.

5

- 3. The process of claim 1, the step of generating a digital value including generating the digital value equal to the number of cycles of the reference signal in the time duration covering eight bit periods in the packet in the data stream.
- The process of claim 3, the step of generating a digital value including generating the digital value equal to the number of cycles of the reference signal in the time duration from a beginning of second bit to a beginning of tenth bit in the packet in the data stream.
- 5. The process of claim 1, the step of generating a digital value including the step of identifying the packet in the data stream as a token packet according to a universal serial bus (USB) protocol.
 - 6. The process of claim 5, the step of identifying the packet as a token packet including the step of analyzing first ten bits of the packet.
- 7. The process of claim 6, the step of analyzing first ten bits of the packet including analyzing a voltage level at a USB data transmission line.

8. The process of claim 5, the step of identifying the packet as a token packet further including the step of comparing a plurality of intervals in a wave representing bit value changes in the packet.

- 9. The process of claim 8, the step of comparing a plurality of intervals in a wave including the steps of:
 - verifying whether an interval between a first edge of a first type and a second edge of a second type is approximately equal to an interval between the second edge of the second type and a second edge of the first type;
 - verifying whether an interval between the first edge of the first type and the second edge of the first type is approximately equal to an interval between the second edge of the first type and a third edge of the first type; and verifying whether an interval between the first edge of the first type and the third
 - edge of the first type is approximately equal to an interval between the third edge of the first type and a fourth edge of the first type.
- 15 10. The process of claim 9, wherein two time intervals being approximately equal to each other includes the two time intervals having a difference there between less than ten percent thereof.
 - 11. The process of claim 1, the step of generating a clock signal including the steps of: setting a count to zero;
 - detecting a change in a bit value in the data stream;

in response to a change in the bit value:

generating a first edge for a cycle of the clock signal; and setting the count to zero;

in response to no change in the bit value:

increasing the count by one;

in response to the count equal to the digital value, setting the count to zero; in response to the count equal to an odd multiple of the digital value divided by two times of the predetermined number, generating a second edge for the cycle of the clock signal; and

in response to the count equal to a multiple of the digital value divided by
the predetermined number, generating a third edge for the cycle of
the clock signal; and

returning to the step of detecting a change in a bit value.

20

25

5

10

	12.	The process of claim 11, wherein:
		the step of generating a first edge for a cycle of the clock signal includes generating a rising edge of the clock signal;
		the step of generating a second edge for the cycle of the clock signal includes
5		generating a falling edge of the clock signal; and
		the step of generating a third edge for the cycle of the clock signal includes
		generating a rising edge of the clock signal.
	13.	The process of claim 11, the step of detecting a change in a bit value in the data
		stream including detecting the change in the bit value in a packet following a token
10		packet in the data stream according to a universal serial bus (USB) protocol.
	14.	The process of claim 1, the step of generating a clock signal including the steps of:
		setting a first count and a second count to zero;
		detecting a bit value change in the data stream;
		in response to detecting the bit value change, generating a first edge of the clock
15		signal and setting the first count and the second count to zero;
		in response to not detecting the bit value change:
		increasing the first count by one and increasing the second count by one;
		in response to the second count equal to the digital value divided by two
		times of the predetermined number, generating a second edge of
20		the clock signal;
		in response to the first count equal to a multiple of the digital value divided
		by the predetermined number, generating a third edge of the clock
•		signal and setting the second count to zero; and
		in response to the first count equal to the digital value, setting the first count
25		and the second count to zero; and

15. The process of claim 14, wherein:

30

returning to the step of detecting a bit value change.

the step of generating a first edge of the clock signal includes generating a start edge for a cycle of the clock signal;

the step of generating a second edge of the clock signal includes generating a middle edge for the cycle of the clock signal; and

the step of generating a third edge of the clock signal includes generating an end edge for the cycle of the clock signal.

16. The process of claim 15, generating an end edge for the cycle of the clock signal further including generating a start edge for a subsequent cycle of the clock signal.

17. The process of claim 1, the step of generating a clock signal including the steps of: resetting a count to zero;

detecting a change in a bit value in the data stream;

in response to a change in the bit value:

5

10

15

20

30

generating a start edge of the clock signal; and returning to the step of resetting a count to zero; and in response to no change in the bit value:

increasing the count by one;

in response to the count being equal to a multiple of the digital value divided by the predetermined number:

generating an end edge of the clock signal;

returning to the step of resetting a count to zero in response to the count being equal to the digital value; and

returning to the step of detecting a change in a bit value;

in response to the count being equal to a multiple of the digital value divided by two times of the predetermined number:

generating a middle edge of the clock signal; and

returning to the step of detecting a change in a bit value; and returning to the step of detecting a change in a bit value.

18. The process of claim 17, the step of detecting a change in a bit value in the data stream including detecting the bit value in a subsequent packet following a token packet in the data stream.

25 19. The process of claim 17, wherein:

the step of generating a start edge of the clock signal includes generating a rising edge of the clock signal;

the step of generating a middle edge of the clock signal includes generating a falling edge of the clock signal; and

the step of generating an end edge of the clock signal includes generating a rising edge of the clock signal.

20. The process of claim 17, the step of generating an end edge of the clock signal including generating the end edge for a current cycle of the clock signal and a start edge for a subsequent cycle of the clock signal.

21. A clock signal synchronization system (101), comprising: a data input bus (110);

5

10

15

20

!30

- a reference signal generator (103) configured to generate a fixed frequency signal; a digital data analyzer (104) coupled to said data input bus (110) and to said reference signal generator (103), said digital data analyzer (104) being configured to generate a digital value equal to a number of cycles of the fixed frequency signal of said reference signal generator (103) in a time duration covering a predetermined number of bit periods in a packet in a data stream at said data input bus (110); and
- a digital synchronized clock signal generator (105) coupled to said data input bus (110), to said reference signal generator (103), and to said digital data analyzer (104), said digital synchronized clock signal generator (105) being configured to generate a clock signal synchronized to the data stream in response to the digital value of the said digital data analyzer (104).
- 22. The clock signal synchronization system (101) of claim 21, said digital synchronized clock signal generator (105) including a counter (106) configured to count at a rate equal to a frequency of the fixed frequency signal of said reference signal generator (103).
- 23. The clock signal synchronization system (101) of claim 22, wherein said digital synchronized clock signal generator (105) is configured to generate the clock signal by performing a synchronization process including the steps of:
- setting a count of said counter (106) to zero;

detecting a change in a bit value in the data stream;

in response to a change in the bit value:

generating a first edge for a cycle of the clock signal; and setting the count to zero;

in response to no change in the bit value:

increasing the count by one;

in response to the count equal to the digital value, setting the count to zero;

in response to the count equal to an odd multiple of the digital value divided by two times of the predetermined number, generating a second edge for the cycle of the clock signal; and in response to the count equal to a multiple of the digital value divided by the predetermined number, generating a third edge for the cycle of 5 the clock signal; and returning to the step of detecting a change in a bit value. The clock signal synchronization system (101) of claim 22, wherein said digital 24. synchronized clock signal generator (105) is configured to generate the clock signal 10 by performing a synchronization process including the steps of: setting a count of said counter (106) to zero; detecting a change in a bit value in the data stream; in response to a change in the bit value: generating a start edge of the clock signal; and returning to the step of setting a count of said counter (106) to zero; and 15 in response to no change in the bit value: increasing the count by one; in response to the count equal to a multiple of the digital value divided by the predetermined number: generating an end edge of the clock signal; 20 returning to the step of setting a count of said counter (106) to zero in response to the count equal to the digital value; and returning to the step of detecting a change in a bit value in the data stream; 25 in response to the count being equal to a multiple of the digital value divided by two times of the predetermined number, generating a middle edge of the clock signal; and returning to the step of detecting a change in a bit value in the data stream. 25. The clock signal synchronization system (101) of claim 22, wherein said digital synchronized clock signal (105) generator further includes a second counter (108) 30 and is configured to generate the clock signal by performing a synchronization

process including the steps of:

,35

setting a first count of said counter (106) to zero;

detecting a bit value change in the data stream;

setting a second count of the second counter (108) to zero;

in response to detecting the bit value change, generating a first edge of the clock signal and setting the first count and the second count to zero; in response to not detecting the bit value change:

increasing the first count by one and increasing the second count by one; in response to the second count equal to the digital value divided by two times of the predetermined number, generating a second edge of the clock signal;

in response to the first count equal to a multiple of the digital value divided by the predetermined number, generating a third edge of the clock signal and setting the second count to zero; and

in response to the first count equal to the digital value, setting the first count and the second count to zero; and

returning to the step of detecting a bit value change.

A device (100) for receiving data from and transmitting data to a host, comprising:

a data processing element (102) coupled to the host; and
a digital synchronization unit (101) including:

an oscillator (103);

5

10

20

25

a digital data analyzer (104) coupled to said data processing element (102) and to said oscillator (103), said digital data analyzer (104) being configured to generate a control signal having a value equal to a number of cycles of a fixed frequency signal of said oscillator (103) in a time duration covering a predetermined number of bit periods in a packet in the data stream at said data processing element (102); and

a digital synchronized clock signal generator (105) coupled to said data processing element (102), to said oscillator (103), and to said digital data analyzer (104), said digital synchronized clock signal generator (105) being configured to generate a clock signal synchronized to the data stream in response to the control signal.

The device (100) of claim 26, wherein said data processing element (102) is configured to move a cursor on a screen of a host computer coupled thereto via a universal serial bus (USB) and make commands to the host computer.

The device (100) of claim 27, wherein said digital synchronized clock signal

28.

generator (105) includes a counter (106) and is configured to generate the clock signal by performing a synchronization process including the steps of: setting a count of the counter (106) to zero; 5 detecting a change in a bit value in the data stream; in response to a change in the bit value: generating a first edge for a cycle of the clock signal; and setting the count to zero; in response to no change in the bit value: 10 increasing the count by one; in response to the count equal to the value of the control signal, setting the count to zero; in response to the count equal to an odd multiple of the value of the control signal divided by two times of the predetermined number, generating a second edge for the cycle of the clock signal; and 15 in response to the count equal to a multiple of the value of the control signal divided by the predetermined number, generating a third edge for the cycle of the clock signal; and returning to the step of detecting a change in a bit value. 20 29. The device (100) of claim 27, wherein said digital synchronized clock signal generator (105) includes a counter (106) and is configured to generate the clock signal by performing a synchronization process including the steps of: setting a count of the counter (106) to zero; detecting a change in a bit value in the data stream; in response to a change in the bit value: 25 generating a start edge of the clock signal; and returning to the step of setting a count of the counter (106) to zero; and in response to no change in the bit value: increasing the count by one; in response to the count being equal to a multiple of the value of the control 30 signal divided by the predetermined number: generating an end edge of the clock signal; returning to the step of setting a count of the counter (106) to zero in response to the count being equal to the value of the 35 control signal; and returning to the step of detecting a change in a bit value;

in response to the count being equal to a multiple of the value of the control signal divided by two times of the predetermined number, generating a middle edge of the clock signal; and returning to the step of detecting a change in a bit value.

30. 5 The device (100) of claim 27, wherein said digital synchronized clock signal generator (105) includes a first counter (106) and a second counter (108) and is configured to generate the clock signal by performing a synchronization process including the steps of: setting a first count of said first counter (106) to zero; 10 setting a second count of the second counter (108) to zero; detecting a bit value change in the data stream; in response to detecting the bit value change: generating a first edge of the clock signal; setting the first count of said first counter (106); and 15 setting the second count of the second counter (108) to zero; in response to not detecting the bit value change: increasing the first count of said first counter (106) by one; increasing the second count of the second counter (108) by one; in response to the second count equal to the value of the control signal 20 divided by two times of the predetermined number: generating a second edge of the clock signal; in response to the first count equal to a multiple of the value of the control signal divided by the predetermined number: generating a third edge of the clock signal; and 25 setting the second count of the second counter (108) to zero; in response to the first count equal to the value of the control signal: setting the first count of said first counter (106) to zero; and setting the second count of the second counter (108) to zero; and returning to the step of detecting a bit value change. 30